


**INSTRUCTION**  
**MANUAL**  
**DIGITAL RECEIVER**  
**FR-101**  
**(DIGITAL COUNTER UNIT)**

**YAESU MUSEN CO., LTD.**

TOKYO JAPAN





## CIRCUIT DESCRIPTION

The heterodyne oscillator, Q16, oscillates at 22.2 MHz, the second harmonic of the crystal frequency. The heterodyne mixer, Q15, produces a 13.0 to 13.5 MHz signal when the heterodyne oscillator signal is mixed with the VFO signal.

This frequency is shifted approximately  $\pm 3.7$  kHz with a varicap diode connected between the crystal and ground in order to calibrate the tolerance of the receiver heterodyne oscillator. The control voltage to the varicap diode is supplied through the potentiometer marked CALIB on the front panel.

The 13.0 to 13.5 MHz signal is fed through a wave shaper Q1-1, time gate Q2-1, inverter Q2-2, and 10 Hz counter Q4, to the counter IC Q5 where 100Hz, 1 kHz, 10 kHz and 100 kHz BCD output signals are produced.

The standard frequency oscillator (clock) is composed of the 1.31072 MHz crystal controlled oscillator. The 1.31072 MHz output signal is divided by a binary counter, Q13, into a 5 Hz signal which is used as gate signal for Q2-1 and as blanking signal for Q3-2. The memory and reset pulses are produced by Q1-2, Q1-3, Q2-3, Q1-4,


Q1-5 and Q1-6. The BCD output signal supplies an 8 segment output through the driver, Q6, to the display tubes, V1, V2 and V3. Q7, Q8, Q9 and Q10 add 500 kHz to the counter reading when the BAND switch is set to the band that starts from 500 kHz, such as 1.5, 3.5, 28.5, etc. Mega-Hertz indicators V5 and V6 are controlled by Q12 and Q24 through Q27. They select the proper cathode with the BAND switch position.

When the VFO frequency is outside its range, the output from Q14 controls Q10, D52, D53 and Q3-2 to produce the blanking pulses that flicker the display tubes.

The 13.5 volt DC voltage is regulated to 5 volts for the IC's and transistors by voltage regulator IC, Q28.

The display tube filament voltage is supplied through a 2.2 ohm resistor from the receiver AC voltage supply.

The display does not function when the DC voltage is used for power source.



## DIAL CALIBRATION

For accurate frequency readout, when the receiving band is changed, it may be necessary to recalibrate the dial to compensate for the tolerance of the heterodyne crystals. Please refer to the "DIAL CALIBRATION" on page 8.

### SSB MODE

- (1) Set the BAND switch and the PRESELECTOR to the desired band, and the CLARIFIER switch to the OFF position.
- (2) Push the CALIB switch on, and zero beat the main tuning dial against the 100 kHz or 25 kHz marker signal.
- (3) Adjust the CALIB control until the counter shows an exact marker frequency. The CALIB control moves the counter frequency approximately  $\pm 3.7$  kHz.

### CW MODE

Follow the procedures described in the SSB MODE above, and then adjust the CALIB control until the counter reads 800 Hz higher than the actual zero

beated marker signal frequency. For example, when the dial is zero beated to 21,025 kHz, the counter should be set to 21,025.8 kHz with the CALIB control.

### AM-FM MODE

Since the zero beat method can not be used for the AM and FM modes, a maximum S-meter reading is used as described on page 8.


### IMPORTANT NOTE

When the FR-101 digital receiver is used in transceive operation in conjunction with our FT-101/277 transceiver or FL-101 transmitter, the frequency counter reads the VFO frequency of either the receiver or transmitter. In other words, the counter shows the received frequency in the receive mode and the transmitted frequency in the transmit mode, regardless of the VFO in use. When the clarifier is used in transceive operation, the counter shows both your transmitting and receiving frequencies.

**FR101 COUNTER UNIT PARTS LIST**

<b>PB PRINTED CIRCUIT BOARD</b>			<b>CERAMIC FEED THRU</b>		
1426 (A-Z)	<b>COUNTER CIRCUIT</b>		25-45, 49	500WV	1000PF
			MYLAR		
<b>V</b>	<b>DISPLAY TUBE</b>		5	50WV	0.003 $\mu$ F
1-6	<b>DIGITRON</b>	LD-8062	ELECTROLYTIC		
			47	16WV	1 $\mu$ F
			23	16WV	100 $\mu$ F
<b>Q</b>	<b>IC &amp; TRANSISTOR</b>				
2,3	TTL	SN7400N			
1	"	SN7404N	<b>TC</b>	<b>TRIMMER CAPACITOR</b>	
9	"	SN7475N	1	ECV 1ZW	20P50
10	"	SN7486N			
4	"	SN7490N	<b>L</b>	<b>INDUCTOR</b>	
6, 11, 12	"	$\mu$ PB249D	1	TV-245	250 $\mu$ H
7, 8	C-MOS	MSM580	2	10 $\mu$ H	
5	"	MSM5502	3, 4	1mH	
13	"	MSM5564	5	10K80T	35 $\mu$ H
15	LINEAR	MC1496G			
28	REGULATOR	MC7805P	<b>T</b>	<b>TRANSFORMER</b>	
14, 16, 17, 19, 21	TR	2SC373	1	OSC	
23, 25, 27, 29	"		2	OUT PUT	
18, 20, 22, 24, 26	"	2SA564A(R)			
			<b>P</b>	<b>PLUG</b>	
			1	128-15-10-281S	
			2	128-10-10-281S	
<b>D</b>	<b>DIODE</b>		3	US PIN PLUG	SQ 4052
1-50	Ge	1N60AM			
56, 57	Si	1S1555			
58	Varactor (FET)	2SK30A	<b>J</b>	<b>JACK</b>	
			1	US PIN JACK SQ 3052	
<b>X</b>	<b>CRYSTAL</b>				
1	HC-18/U	11.100MHz			
2	HC-6/U	1.31072MHz			
<b>R</b>	<b>RESISTOR</b>				
			<b>CARBON FILM</b>		
42	$\frac{1}{4}$ W	56 $\Omega$			
29, 40, 41	"	100 $\Omega$			
27	"	180 $\Omega$			
4, 5	"	220 $\Omega$			
39	"	470 $\Omega$			
10	"	560 $\Omega$			
33	"	820 $\Omega$			
1, 7, 34, 36, 37	"	1K $\Omega$			
31	"	1.2K $\Omega$			
13, 16, 19, 22, 24, 30	"	2.2K $\Omega$			
2	"	5.6K $\Omega$			
6, 8, 9, 11, 21, 23, 32	"	10K $\Omega$			
3, 12, 15, 18	"	22K $\Omega$			
35, 38	"	33K $\Omega$			
14, 17, 2, 25, 26, 28, 20	"	100K $\Omega$			
			<b>CARBON COMPOSITION</b>		
43	$\frac{1}{2}$ W	2.2 $\Omega$			
<b>RB</b>	<b>BLOCK RESISTOR</b>				
1, 2, 3	CENTER COMMON 8 $\times$ 100K $\Omega$				
<b>C</b>	<b>CAPACITOR</b>				
			<b>DIPPED MICA</b>		
1, 2, 13	50WV	50PF			
50	"	60PF			
9	"	100PF			
10	"	150PF			
4	"	200PF			
7	"	300PF			
6	"	350PF			
			<b>CERAMIC DISC</b>		
8, 11, 14, 16, 17	50WV	0.01 $\mu$ F			
18, 19, 20, 21, 48					
3, 12, 15, 22, 24, 46	50WV	0.047 $\mu$ F			


DS01~DS06 HP5082-7740



D03~D19 IS1555  
C37~C58 0.001

- C37 13
- C38 19
- C39 10D
- C40 10B
- C41 16
- C42 10C
- C43 20
- C44 15
- C45 31
- C46 10A
- C47 40
- C48 80
- C49 160
- C50 25
- C51 60
- C52 4
- C53 6
- C54 1
- C55 2
- C56 3
- C57 5
- C58 CAL:180

Q1 2SC



**FR-101**  
**COUNTER UNIT DIAGRAM**

