




Configuration

Configuration	Amplifier	DSP Channels	DSP Channels to J10 Pins
FR1	LF, HF	1, 2	Ch1 to 2&3, Ch2 to 8&9, Ch3 to 5&6
FR2	LF, MF, HF	3, 2, 1	Ch3 to 2&3, Ch2 to 5&6, Ch1 to 8&9
SW1	LF	1	Ch1 to 2&3, Ch2 to 8&9, Ch3 to 5&6


Amplifier to J10 Pins LF to 2&3, MF to 5&6, HF to 8&9

Title			Analog Input/Output		
Size	Number			Rev	B
D					
Date	Tue Jul 31, 2007	Drawn by	Home Engineering		
E&E@nd20 SW1 SCHEMATIC F2 REV (INPUT MODULE) Beth 1 of 5					




From DSP


To Connector




This is a comparator configuration. Monitors the ADC input (CLPADC) and when near saturation (+/- 1.20V pk) outputs a square wave. The threshold is set by the resistor network at the (+) input.




Title			Analog Filters		
Size	Number			Rev	
D				B	
Date	Tue Jul 31, 2007	Drawn by	Home Engineering		
562961m20 SW1 SCHEMATIC F2 REV (INPUT MODULE)			2 of 5		



Title			ADC		
Size	Number				Rev
D					B
Date	Tue Jul 31, 2007		Drawn by	Home Engineering	
B&B 07-20 SW1 SCHEMATIC F2 REV (INPUT MOD)			3 of 5		



Title		CPU	
Size	Number	Rev	
D		B	
Date	Tue Jul 31, 2007	Drawn by	Home Engineering
E:\2007\07\20 SW1 SCHEMATIC F2 REV MOD.5.ETH		4 of 5	



From CPU

From ADC

To Analog Outputs

Title			DSP		
Size	Number				Rev
D					B
Date	Tue Jul 31, 2007	Drawn by	Home Engineering		
B&B 02nd 20 SW1 SCHEMATIC F2 REV (INPUT MOD)		5 of 5			