108 Commerce St., Suite 101, Lake Mary, Florida, 32746-6212, USA FAX 407-333-9352 PHONE 407-333-9348 TOLL FREE 800-232-4291 EMAIL staff@quantumtech.com INTERNET http://www.quantumtech.com

quantum technology, inc.

INSTRUCTION MANUAL FOR MODEL HVP-5I-DIFF-5 W/QS-3-2H

SN:E02-159

ÿ.

•

HVP-51-DIFF DRIVER OPERATIONS MANUAL

THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF QUANTUM TECHNOLOGY, INC. AND MUST NOT BE DUPLICATED IN WHOLE OR IN PART, FOR OTHER THAN INTERNAL EVALUATION PURPOSES. IT SHOULD NOT BE DISCLOSED TO OTHERS WITHOUT PRIOR EXPRESS WRITTEN PERMISSION OF QUANTUM TECHNOLOGY, INC.

WARNING: ALL SAFETY PRECAUTIONS MUST BE OBSERVED.

UNPACKING INSTRUCTIONS

- Check the package for damage before accepting it. If possible, refuse badly damaged packages. Notify the carrier as well as Quantum Technology, Inc.
- Check the contents of all packages against the packing slip.
 Missing items will be replaced immediately by Quantum Technology, Inc.

F:\common\wp51\manuals\hvp5idif.man Rev 4/18/01 3:00pm

1

·

INSTALLATION

INITIAL INSPECTION:

If the shipping carton is damaged, ask the carrier's agent to be present when the system is unpacked. Check the electronics package for external damage such as broken or bent controls or connectors, and dents or scratches on the cabinet. Inspect the modulator for broken connectors or damaged windows. Check the performance of the system as soon as possible after receipt.

If damage is evident, notify the carrier and the nearest sales office. The sales office will arrange for repair or replacement of the system without waiting for settlement of a claim with the carrier. For other than initial inspection warranty claims, contact the sales office.

INPUT POWER:

The system was wired for either 100, 115, 208 and 230 VAC operation depending upon how the system was specified at the time of order. The rear panel label will indicate the input power that your system requires. The system is supplied with a three conductor power cable. The offset (round) pin on the power cable connector is the ground pin and it should be connected to a suitable ground.

GENERAL:

The HVP-5I-DIFF driver system uses the following components:

- 1 HVP-590, -510, OR -595 Driver
- 1 DVM display module
- 1 HVPS high voltage supply which may be 50XX
 - type (5 KV set, 6 KV internal limit) or 90XX type (9 KV set, 10 KV internal limit)
- 1 DD1, DD1-1, or DD2 divider/delay for timing
- 1 DIN5-DIN5-6' cable
- 1 SHV-SHV-RG59-6' cable

The system is useful for Pockels cell shutters, mode locked pulse extraction and cavity dumping applications.

Additional cables maybe supplied for the specific hook-up diagram, which should be consulted.

HOOKUP CONNECTIONS:

Connect the system as shown on the cabling diagram included at the end of this section. After completing the connections, place the pockels cell in the optical path such that it is aligned with the laser beam. Use low power for safety when aligning the optical path. The system is now ready to be turned on.

INITIAL SETUP:

The following setup will produce a sample output and illustrates how the controls work. See the cabling diagram included.

- 1. Connect a TTL level pulse signal to each of the trigger inputs. The pulse source is usually the DD1 in the main The output pulse width will be the delta time chassis. between the two inputs, and either input can accept the The max pulse width limited to leading trigger. is approximately 3 usec. This is due to the inherent RC time constant droop rate governed by the resistor loads and total load capacitance in the unit. An optional high impedance output configuration allows pulse widths of more than one millisecond.
- 2. On the high voltage power supply turn the HV ADJ max counter clockwise. Press the "on" button to enable the high voltage.
- 3. At this time turning the HV ADJ clockwise will produce a high voltage pulse. The amplitude will be indicated on the panel meter in KV. This system will generate pulses up to a 8.1 KV max pulse level depending up on the options ordered. In some cases the output can be increased to 9 KV. Contact the factory for information.

DVM DISPLAY

The digital volt meter on the front panel is used to monitor important parameters within the system. When a module is selected by pushing the select button on its front panel, the meter will release any other module it is monitoring and switch to the selected module. For this system the DVM can monitor only the high voltage. When the button is pushed on the high voltage module, the meter is scaled to read the peak value of the high voltage pulse that will be produced when the system is triggered. This indicated value is usually less than the actual high voltage being generated by the high voltage supply.

MODEL 40SE-HVP HIGH VOLTAGE POWER SUPPLY

The 40SE-HVPS series plug in modules are high voltage power supplies consisting of a regulated low voltage power supply, a regulated high voltage power supply with associated control, and meter monitoring and switching circuitry. A 400 VDC bias output is also provided.

CONTROL AND OPERATION:

HVP Output: This is the high voltage output to the pulser. The load should be connected before turning on power to the system. The SHV connector on the HV output may arc if this is not done.

HV Adjust: This 10 turn dial sets the HV as displayed by the meter on the main power supply/meter plug in. This indicates the peak level of the high voltage output pulse.

HV Push Button: This push button toggles the HV ON and OFF as indicated on the front panel LED. When this push button is first depressed, the meter displays the HV set by the HV adjust, and the HV is ON. When it is depressed a second time the HV is turned off. This button has another purpose. If another plug in has selected the meter for its own display, depressing the button deselects the meter from that function and causes it to display the high voltage reading.

THEORY OF OPERATION:

This power supply consists of four sections. The first is the meter switching and high voltage enable and control circuits. The second is the high voltage supply, and the third is the 24 VDC supply that provides primary power to the high voltage supply. The four is the 425 VDC bias output. Refer to the schematic 21-547-F1K and the layout drawing 21-547-F400.

Meter Switching and High Voltage Enable and control:

The meter switching circuit works as follows: When front panel switch S1 is depressed, the meter buss line is connected to ground. This action disengages all other plug in modules from the meter, and both sets and presets one of the flip flops in U1 causing both output pins 5 and 6 to go high. It also produces a pulse through the capacitor C4 that toggles the other flip flops in U1 causing pin 9 to go low. This enables the high voltage as the analog switch, U2, pins 11 and 15 which are connected to the high voltage power supply remote input are now removed from ground and connected to the front panel "HV ADJUST" control.

On the release of S1, the first flip flop, which is being both set and reset, is left preset as the capacitor, C16, holds the preset voltage on pin 4 for a few msec after the set voltage on pin 1 had been removed. The same action controls the decimal point reading to show the correct decimal point position, DP2. This is

accomplished via Ul pin 6, Q bar output going low which also turns on the 10,000:1 HV sample (by output dividers R10 through R12) and directs that to the meter. R10 is the meter calibration adjustment. When the display switch is depressed a second time, Ul is clocked and toggles turning off the high voltage as pin 9 goes high. Pin 6 remains low keeping the meter connected to this function.

The 24 VDC power supply is a standard 115 VAC to 24 VDC chopper converter that supplies power to the high voltage supply. It comes on when the 40SE-PSM system AC switch is turned on.

This module accepts a variety of high voltage power supplies. They vary in output voltage from 3 KV to 10 KV and in output current from less than 1 MA to over 6 MA depending upon the system requirements.

The 400 VDC bias output consists of a rectifier diode, a filter capacitor, and a bleeder resistor. This produces a low current output that is used by the pulser trigger circuits.

·

.

MODEL DD1 DIVIDER DELAY UNIT

The Model DD1 Divider Delay Unit - The DD1 unit allows precise divider settings of 6 decades enabling MHz signals to be divided down to sub Hz rates. An alternate method of operation is to use the 6 decade settings to select precise pulse bursts counts out in both manual and external trigger modes. Programmed delays can also be generated. One of the more useful applications is dividing down mode lock signals to the rep rates required. The unit features high sensitivity for mode lock signals and two precise independent 1-99 nsec digitally settable delay outputs. One of the delayed outputs can be delayed up to an additional 900 nsec in 100 nsec steps. The unit can also be used as signal generator by operating it from its internal oscillator.

INSTRUCTIONS:

<u>INPUT:</u> The inputs are fed to the front panel through BNC connectors. On some special units, the input may be fed via BNC rear panel connectors. The input sensitivity is from 0.20 to 1 volt peak to peak so as to allow direct coupling to conventional pulse generators, mode lock signal sources, or even optically generated pick off signals.

. .

.

. .

INTERNAL/EXTERNAL MODE: This mode selects the master clock source, which is either the internal 250 MHz oscillator or an external input. External clock frequencies up to 240 MHz are accepted. Operation on the internal oscillator is the same as if the unit was operating on a 240 MHz external clock.

DIVIDER MODE: In the divide mode the six decade push button thumb wheel switches are utilized for setting the precise division required for the mode locked signal. The external clock is divided by 10 by a high speed scaler before entering the programmed divider which makes the division selected 10 more than is indicated by the front panel decade switches. Here the divider delay will produce three continuous outputs the direct output "ADV OUT", the delayed output "OUT 1", and the delayed output "OUT 2".

DELAY MODE: In the delay mode the unit will produce a pulse delayed from the "BURST" input or for a selected manual SS-BURST input by an amount equal to 10 times the six decade switch setting times the selected clock single cycle time. The OUT 1 and OUT 2 outputs are delayed additionally by their respective settings. The internal clock is equivalent to 240 MHz.

BURST MODE: In the burst mode the unit will produce a burst of "N" pulses for each pulse on the "BURST" input or for a selected

...

.

manual SS-BURST. The pulse count is equal to the number set on the six decade switches, and the output frequency is equal to the clock divided by 10. The OUT 1 and OUT 2 delayed outputs are also active but will not be useable if the delays selected exceed 5 times the clock cycle time. The positive edge triggered "BURST" input is TTL level compatible and capacitive coupled to a 50ỳ load.

DELAY: The delay thumb wheel switches allow additional precise delay setting of the OUT 1 output up to 99 nsec and the OUT 2 output up to 999 nsec in one nsec increments. Up to 5 nsec additional continuously adjustable delay is also provided for each output. This is useful, for example, in setting the timing of a picked out pulse in a mode locked pulse train to coincide exactly at the precise time required when the appropriate pulse is at the correct optical path position in the modulator.

OUTPUT: All outputs of the delay unit are capable of driving approximately 3 volt peak to peak in to a 50 ohm load and are approximately 50 nsec wide. These outputs are TTL compatible, but high levels will reach approximately 7V peak if no other external loads are present.

.

·

THEORY OF OPERATION:

The clock input, via J2, is amplified by a gain of 7 through the high speed amplifier U11. U11 increases the sensitivity for optical pick off applications and for direct mode lock signal connections to conventional mode lock sources. The amplified signal out of U11 is fed to U2, which is a high speed divide, by 10 counter. This combination allows signals of up to 240 MHz to be accepted. The output of U2 is fed to the clock select logic where it or the internal 25 MHz oscillator becomes the source for This selection is made by the front panel the divider chain. INT/EXT switch (S11 on the schematic). The clock is fed to the first two counters of the six divide by 10 counters, U3 and U4, and to the mode select decoder U13. The Most significant bit (Q4) output of U4 is fed to U5 through U8 to become the clock for the remaining four counters. Pull up resistors on BCD switches S2 through S7 direct the selected BCD inputs to the divider chain for controlling the divide ratio, delay, and the burst count.

In the divide mode the decoded terminal count of the BCD counters at the output of U9 pin 6 is sent to the output section through the mode select decoder U13. It also reloads the BCD switch setting into the counters on the fly providing a continuous output equal to the counter input frequency divided exactly by the BCD switch setting. U13 is an eight to one multiplexer, with only three inputs used, controlled by a three bit binary code. In the

divide mode the DIV/DLY/BURST front panel switch (S1 on the schematic) sends a "zero" to U13 pin 11, the S0 input, and a "one" to pin 10 the, S1 input. The S2 input is grounded and permanently held to a "zero". This forms the binary 010 code (decimal 2) which enables the I2 input at pin 2. The inverted counter load pulse is connected here and passed on to the output section. The counter clock is enabled continuously as the low on S0 also forces a high at the output of nand gate, U9, at pin 8 and a low at the output of invertor U20 at pin 6. This low enables both the 25 MHz internal oscillator, U16, and the divide by 10 scaler, U2, which now provide a continuous clock. The counter load pulse then produces the divided down output frequency desired.

In the delay mode the terminal count is decoded at the output of U9 pin 8 as the DIV/DLY/BURST switch now places a high level on pin 13 of U9 and the S0 input of U13. This high is also sent to the clear input of flip flop U17 at pin 1 allowing it to be set any time the counter is running. This places a low on pin 1 of the four input gate U9 inhibiting it from generating a reload pulse at the terminal count. The terminal count is decoded at U9 pin 8, which goes low. This low is inverted by U20 to be a high at pin 6 and inhibits both the internal oscillator U16 and the external clock scaler U2. This holds the six decade counter at the terminal count. This also sent to the output section through U13, the multiplexer, to become the delayed output. This

.

· · ·

•

is now a stable condition with the six decade counter stopped that exists until an external burst input pulse or a manual burst input is received. A positive burst input is inverted, passed through U15, used as an "or" gate, and clocks flip flop U17 at pin 3. This will cause the flip flop pin 6 to go high and place a high on gate U9 at pin 1. This enables the gate to decode the terminal count and reload the counters. This reload removes the terminal count, sets flip flop U17, enables all clocks, and starts the cycle over again. The manual burst input is controlled by switch, S1, and the de-bounce flip flop made up from the gates of U15.

In the burst mode operation is the same as the delay mode except that the inverted counter clock is gated to the output through the multiplexer, U13. The DIV/DLY/BURST switch in the burst mode position places a high on the U13 S0 input and a low on the S1 input. Since the S2 input is connected to ground, this places the binary 100 or decimal 1 address on the lines. This gates the inverted clock connected to the I1, pin 3, input to the output section. This allows the output to be the counter clock while the counter is running which produces the clock burst desired.

The output signal from the multiplexer, U13, at pin 5 enters the output section where it drives the three pulse forming circuits that generate the ADV OUT, OUT 1, and the OUT 2 outputs. While this signal is low it sets the U17 flip flop causing a high on the 14 .

· · ·

.

Q output as pin 9 this enables the first nand gate, U23, at pin 2. The second gate, which drives the output, is connected as an invertor as both inputs are connected together. When this signal goes high it is coupled through the two nand gates in U23 and appears as the ADV OUT Pulse. This signal is also connected to the flip flop clock, pin, 11 through R37, a 2K resistor. The 51 PF capacitor, C36, connected form this clock input to ground causes a delay before the high level can toggle the flip flop. It takes the capacitor about 50 nsec to charge up to the clock threshold level. At the end of this delay the flip flop toggles, and its Q output goes low. This inhibits the first nand gate forcing its output high which is inverted by the second nand gate causing the ADV OUT level to go low forming a 50 nsec high level output. Diode CR1 and resistor R36 form a quick discharge path for C36. This is necessary, as the pulse width will be shorter if C36 is not discharged completely before the next pulse occurs. This circuit will follow the demultiplexer output for rep rates that are to fast to allow the flip flop to toggle.

The OUT 1 and OUT 2 signals are formed by programmable delays controlled by six bit binary code inputs. These binary inputs are generated from the front panel decade switches through proms U10 and U19 coded to produce a decimal to binary conversion. Pull up resistors on BCD switches S8 and S9 provide the input delay setting to the BCD to binary converter U10. U10 provides the

. .

.

.

i

conversion necessary for the timer delay generator, U21. S12 and S13 provide the input delay setting to the BCD to binary converter U19. U19 provides the conversion necessary for the timer delay generator, U12. These are precision delay generators that can produce addressable timing delays of 1 through 99 nsec in 1 nsec The output of U12 goes through the invertor, U20, increments. then through the driver, U23 to OUT 1 at J5. The pulse width is controlled by delaying the reset pulse to the timer delay generator. Once triggered the output of the timer delay will go high after the set delay and stay high until it is reset. The reset line is connected to the output through resistor R10. The 51 PF capacitor, C37, connected form this reset input to ground causes a delay before the high level at the output can cause a reset. It takes the capacitor about 50 nsec to charge up to the reset level. At the end of this delay the output of the timer delay goes low removing the high at the output. R14 is a delay calibration range adjustment for the timer delay, U12, and is normally adjusted for a 99 nsec delay when the front panel delay setting is set to 99 nsec.

The 0 to 99 nsec delay for the OUT 2 pulse is generate the same way as that for the OUT 1 above except that the U21 timing delay is used. R15 is a delay calibration range adjustment for this. The 100 to 900 nsec delay is an additional function which also affects the pulse width delay circuit. The output of the timer

.

delay, U21 is connected to nand gate U1 at pin 9 and to the precision delay generator input, U26 at pin 1. It is also connected to the IO input of the 8 to 1 multiplexer U26. U22 and U26 form a 10 to 1 multiplexer. If the output has been low for some time all outputs from the precision delay will be low, and the output of the multiplexer will be low. This signal is connected to the other input of the nand gate, U1 at pin 10. Since it is initially low it will force the output of nand gate U1 high at pin 28 and inhibit the high level output from the timer delay from getting through. This keeps the OUT 2 output low. The high level from the timer delay does go to the precision delay, U25, and to the multiplexer IO input. The precision delay will produce outputs along its delay line at 100 nsec intervals. These are sequentially connected to the multiplexer such that the binary code of 0000 through 1001 (decimal 0 through 9) generated by the most significant digit of the front panel delay switches will select delay outputs of 0 through 900 nsec. Note that the 0 nsec connected to IO of U26 is just the timer delay output. The two multiplexers can be connected in parallel as shown, as they are tri-state devices. The enable line is the most significant bit of the delay select code from the switch.

When the selected delay time is passed through to the output, the output of the multiplexer goes high. This opens the nand gate, U1 allowing its output to go low. This output is inverted by the

output driver nand gate and becomes the delayed OUT 2 output. The high from the multiplexer is connected to the timer delay reset through R21 and C38 to produce the desired pulse width as described for OUT 1 above.

MODEL HVP-51-DIFF PULSER


GENERAL:

The HVP-5I-DIFF pulser is a dual high voltage fast rise time pulser. It accepts a high voltage DC input and produces a pulse that goes from the high voltage level to ground on the output that receives a trigger. A differential pulse up to 8000 Vp 20 nsec in width can be generated by sending a trigger to each input phased 20 nsec apart. Pulse rates are limited by the capacity of the high voltage power supply and load capacitance with frequencies up to 5000 PPS being typical. Higher frequency units and units with inverted outputs are available by special order.

WARNING UNAUTHORIZED REPAIR MAY VOID THE WARRANTY

Follow the flow chart below to isolate a failure to the plug in module level. The drawing

shows the internal adjustments and test points available when the top cover is removed.



SYSTEM TOP VIEW WITH COVER OFF

SYSTEM DVM MODULE	HIGH VOLTAGE POWER SUPPLY	DIVIDER DELAY	BLANK
+-< Gnd +-< -15V +-< +5V +-< +15V		¢ R14	
+-< +24V		O R15	
	🗘 R6		
	🗘 R10		
+	¢ R14	 	

FRONT

ADJUSTMENT LOCATION

FUNCTION

* R6 HV SUPPLY

R10 HV SUPPLY

- ** R14 HV SUPPLY
 - R15 DIVIDER DELAY R14 DIVIDER DELAY

LOW LIMIT ADJ METER CAL HIGH VOLTAGE LIMIT DELAY 2 CAL DELAY 1 CAL


* High voltage limit for HVPS-9003


** Low voltage limit for HVPS-9003

.

· ·

.






HVP-51-DIFF DRIVER WITH Q-SWITCH CABLE INTERCONNECTION

INFORM

04/11/02 \lit\hvp51diff.dwg






\wedge	QUANTUM TECHNOLOGY, INC.	DESIGNED BY TMM	DATE 3/22/96
$\left(- \phi \right)$		PCB DESIGN RDW	DATE 4/23/96
	- ULAKE MARY, FLORIDA PHONE: (407)333-9348	CHECKED BY	DATE
\frown	DRAWING NO.10-357-E400 REVE NAME EUROCARD DIVIDER DELAY	ENGR APPD	DATE


-26-

.





و بروغید بایدی است راهی بایند میک انتخار بروی خان


ا الداني عينية عي



6/03/2002 09:56:29a f=1.03 F:/DRAWING/EAG/10722/107220000.brd








03/2001 08:06:51p f=0.47 f:/DRAWING/EAG/10722/107220000.sch (Sheet: 1/4)

I

.



MAIN CABINET POWER SUPPLY TEST DATA

Work Order	No: <u>E02-159</u>		DATE:	8/26/02	
Customer:	<u>Univ. of (</u>	CA	S/N:	E02-159	
Shipped Lin	ne Voltage:			VAC	
ELECTRICAL MODEL PSM 1	TEST: POWER_SUPPLY/ME	TER:			
	L CABINET	(84 HP) <u>√</u>	STAN	CHER DARD LINEAR DARD LINEAR	
Fusing:	100 VAC 220 VAC	_A Slo Blo _A Slo Blo	117 V. 250 v.	AC <u>5</u> A Slo ACA Slo	o Blo o Blo
Tested line VOLTS AT: 1	e voltage 100 VAC			0VAC 24	10VAC
+20 to +28 + 15 V Supp + 5 V Supp - 15 V Supp Other DC Su	upplies:	<u>N/A</u> VDC <u>15.1</u> VDC <u>5.02</u> VDC <u>-15.04</u> VDC <u>24.03</u> VDC VDC	<u> 12.5 </u>	A	/DC /DC /DC /DC
ͲϽ_/ ͲϽ_5	ply: pply: 117VAC fan 100VAC 117VAC 2-3, T2-4	63 VAC 372 VAC 117.5 VAC 104 VAC 117.5 VAC 		VA VA VA VA VA VA VA VA VA VA	4C 4C 4C 4C
Meter cal 2				DVM Reading	
Decimal poi	int: DP1 DP2 DP3	$ \begin{array}{c} \sqrt{} .000 \\ \sqrt{} 0.00 \\ \sqrt{} 00.0 \end{array} $			
Comments:					
	· · · · · · · · · · · · · · · · · · ·				
Checked By	y:	An			

F:\COMMON\WP51\1TESTDAT\PSM.DAT

Rev 1/17/02 9:15am

<u>-</u> '

DATA SHEET HIGH HVP-5XX-D-R PULSER MODULE


Date: <u>8/26/02</u>	Work order: <u>E02-159</u>
Ser No. <u>E02-159D</u>	customer: <u>Univ. of CA</u>
Model no: <u>HVP-525D-R-50K</u>	

PARAGRAPH	TEST	RESULT
1.	LEADING EDGE RISE TIME	<u> 5 </u>
2.	TRAILING EDGE FALL TIME	<u> 5 </u>
3.	MINIMUM PULSE WIDTH TYPICAL	<u>10</u> NSEC
4.	MAX Vpp OUT AT <u>5.1</u> KV IN	<u> 5.1 </u>
5.	MAX PULSE RATE CONTINUOUS	<u>50</u> KHZ
б.	With cables	<u> </u>
7.	Mini DIN Bias	OK
	RG-59 RG-62LC (Low capacitance) $$ TLC (Test Lead)	

NOTES: Shipped with QS-3-2.

1 Sh SIGNATURE:

F:\COMMON\WP51\1testdat\hvp5xxdr.dat Rev 8/26/02 11:40am



Detected Optical Response SN:E02-159D

••

1

DATA SHEET 40SE-HVPS HIGH VOLTAGE POWER SUPPLY

Date:	8/26/02	Work order:	<u>E02-159</u>
Ser No.	<u>E02-159A</u>	Customer:	<u>Univ. of CA</u>

Model Number _____ HVPS-3006 3KV, 6.6 ma Model Number _____ HVPS-6005 5KV, 5 ma Model Number _____ HVPS-5006 6KV, 6 ma Model Number _____ HVPS-9003 9KV, 3 ma Model Number _____ HVPS-1060 1KV, 60 ma Model Number _____ HVPS-6010 5KV, 12 ma Model Number _____ HVPS-5060 5KV, 60 ma Model Number ____ HVPS-6040 6KV, 40 ma _____ HVPS-9012 9KV, 12 ma Model Number _____ HVPS-5001 5KV, 1 ma Model Number Model Number _____ HVPS-9006 9KV, 6 ma

TEST DATA:

Meter calibration & DPX.XX	ОК
HV limit dial at 10 if provided	<u>5.1</u> KV
HV disable check	OK
Bias voltage	<u>320</u> VDC
REMOTE/LOCAL option	<u>N/A</u> OK <u>VDC MAX</u> = <u>KV</u>
Slow ramp up option Yes	No
Test By:	

F:\COMMON\WP51\ITESTDAT\HVPS.DAT Rev 04/1/02 1:00 pm

DATA SHEET DIVIDER/DELAY MODEL DD1-D

Date:	<u>8/26/02</u> Work order: <u>E02-159</u>		
Ser No.:	<u>E02-159B</u> Customer: <u>Univ. of C</u>	<u>A</u>	
PARAGRAPH	TEST PASSED/VALUE		
3.1	Divide by 10 scaling ADV OUT		_ NS
3.2	Delay 2, OUT 2 pulse width	65	_ NS
3.2	Delay 2, 10 to 90 NSEC steps	ОК	-
3.3	Delay 2, 1 to 9 NSEC steps	<u></u>	_
3.3	Delay 2, 1 to 25 NSEC vernier	25	_ NS
3.4	OUT 2 900 NS delay	900	NS
3.5	Max frequency 0 NSEC delay	470	_ MHZ
3.6	Delay 1, OUT 2 pulse width	50	_ NS
3.6	Delay 1, 10 to 90 NSEC steps	ОК	_
3.6	Delay 1, 1 to 9 NSEC steps	ОК	_
3.6	Delay 1, 1 to 25 NSEC vernier	34	_ NS
3.7	Burst mode external	<u></u>	-
3.7	Burst mode external 3 pulse groups	10	_ MHZ
3.7	Burst mode external max frequency	440	_ MHZ
3.8	Burst mode manual	ОК	_
3.9	Divider count accuracy	OK	_
3.10	Sensitivity 50 MHZ input	35	_ MVpp
3.11	Divider max frequency	450	_ MHZ
3.12	Internal clock frequency	25	_ MHZ
3.13	Internal clock delay burst	OK	-
3.14	Input to ADV OUT delay	111	_ NS
3.14	ADV OUT to OUT 2 delay	65	_ NS
3.14	Divide count delay	OK	_
3.15	Delay mode check	OK	_

All

Signature

F:\COMMON\WP51\1TESTDAT\DD1-NEW

Rev 11/7/01 10:00 am

·

DATA SHEET DIVIDER/DELAY MODEL DD1-D

Date:	<u>8/26/02</u> Work order: <u>E02-159</u>		
Ser No.:	<u>E02-159C</u> Customer: <u>Univ. of</u>	CA	
PARAGRAPH	TEST PASSED/VALUE		
3.1	Divide by 10 scaling ADV OUT	50	NS
3.2	Delay 2, OUT 2 pulse width	60	NS
3.2	Delay 2, 10 to 90 NSEC steps	<u> </u>	_
3.3	Delay 2, 1 to 9 NSEC steps	<u> </u>	_
3.3	Delay 2, 1 to 25 NSEC vernier	28	_ NS
3.4	OUT 2 900 NS delay	900	NS
3.5	Max frequency 0 NSEC delay	440	MHZ
3.6	Delay 1, OUT 2 pulse width	50	_ NS
3.6	Delay 1, 10 to 90 NSEC steps	<u> </u>	_
3.6	Delay 1, 1 to 9 NSEC steps	<u></u> OK	_
3.6	Delay 1, 1 to 25 NSEC vernier		_ NS
3.7	Burst mode external	ОК	_
3.7	Burst mode external 3 pulse groups	10	_ MHZ
3.7	Burst mode external max frequency	430	MHZ
3.8	Burst mode manual	<u> </u>	_
3.9	Divider count accuracy	OK	-
3.10	Sensitivity 50 MHZ input	35	MVpp
3.11	Divider max frequency	440	MHZ
3.12	Internal clock frequency	24.9	_ MHZ
3.13	Internal clock delay burst	<u>OK</u>	-
3.14	Input to ADV OUT delay	110	NS
3.14	ADV OUT to OUT 2 delay	55	_ NS
3.14	Divide count delay	OK	-
3.15	Delay mode check	OK	-

Ah

Signature

F:\COMMON\WP51\1TESTDAT\DD1-NEW

Rev 11/7/01 10:00 am

·

QS SERIES POCKELS CELLS INTRUCTION MANUAL

1.0 SCOPE

This is an instruction manual for the installation and alignment of Quantum Technology's QS Series Pockels Cells, whether used in shuttering applications such as pulse slicing and extraction or for Q-switching.

1.1 INTROCUTION

The Pockels Cell Q-switch can produce laser pulses of short duration (typically 6-50nsecs depending upon system configuration) and high peak power by storing energy in the laser rod for the first half of the flashtube pulse and then releasing it. This is achieved by applying a high voltage across the crystal in the Pockels cell. This voltage causes rotation of the polarization of the laser beam, which then goes through a polarizing filter. The effect is a change in intensity of the beam. The Pockels cell, in conjunction with the polarizing filter, thereby acts as an electro-optic shutter and inhabits lasing. Removal of this high voltage, after a period set to maximize the stored laser energy, results in the Q-switched laser pulse.

In pulse slicing or extraction of pulses from a mode-locked pulse train, the Pockels cell is placed external to the laser (between two crossed polarizers). A fast high voltage pulse will result in selection of the laser pulse that is coincident with the high voltage. Widening the high voltage pulse would result in the selection of more than one pulse if so desired.

1.2 GENERAL CHARACTERISTICS

The Pockels cell is a sealed unit with anti-reflection coated windows at each end centered with the crystal faces to minimize disturbance of the beam path. The void between the window and the crystals is filled with dry nitrogen so that there is no moisture to effect polish of the crystal faces, since BBO is hygroscopic. The Pockels cell is hermetically sealed to make it leak-proof. The largest of the QS series Pockels cells, Model QS-6-2, has a 6mm aperture requiring two BBO Crystals to keep V¼ to a reasonable level, single V¼ is inversely proportional to crystal length and directly proportional to wave-length and crystal thickness.

This device is to be used only as an intra-cavity Q-Switch. The HW version is water cooled so as to handle up to 150 watts.

All Quantum's Pockels cell utilize high quality, strain-free crystals. The crystals of the QS series are plated with transverse electrodes for uniform electric fields and resistivity is greater than 10^{10} ohm-cm.

1.3 CAUTIONARY NOTE

APPLICATION OF A CONTINOUS DC VOLTAGE TO THIS POCKELS CELL COULD RESULT IN ITS PREMATURE FAILURE.

The following parameters are the maximum allowable voltages for all Quantum Technology Pockels Cells:

POCKELS CELL SERIES	CRYSTAL <u>Material</u>	MAXIMUM VOLTAGE
QC	KD*P 10KV	Pulses W/Maximum 3%Duty Ratio No DC ¹
QS-3, QS-3-2	BBO	5.2KV AC or $DC^{2,3}$
QS-4, QS-4-2	BBO	7.2KV AC or $DC^{2,3}$
QS-6-2	BBO	7.2KV AC or $DC^{2.3}$
LN	LiNbO,	10KV AC or DC ²

- NOTE 1: AC Voltages in excess of 3% duty ratio (>1 sec.) or DC voltage may cause premature failure due to migration of electrode material into the crystal material, causing thermal runaway. It is suggested that a quarterwave plate be used between the Pockels cell and the rear laser mirror.
- NOTE 2: AC Voltages in excess of 3% duty ratio (>1 sec.) or DC voltage may result in a temporary shift in optical transmission when placed between polarizing optics. This will be seen as a slow drift in transmission over a 1-10 minute interval and may be compensated for by re-adjusting the applied voltage. This effect is more pronounced in LiNbO, than in BBO Pockels cells.
- NOTE 3: The maximum voltages for BBO Pockels cell is different for different apertures because the breakdown of the applied voltage occurs across the aperture.

. .

POCKELS CELL/MODULATOR QUICK SET-UP

This alignment procedure consists of actually four sections. Section A is to be used when the Pockels cell and polarizer option is ordered. These will have been factory aligned and mounted together. Section B is the complete optical alignment for the Pockels cell and optional polarizer. You will need Vee block or optical mount capable of X, Y translation, pitch, yaw and rotation about the optical axis. Section C is the complete optical alignment for pulse picker or extra cavity applications when supplied without a polarizer. Section D is the optical alignment for intracavity Q-Switch applications.

SECTION A: Pockels Cell/Modulator with Polarizer First Time Alignment Instructions

- 1. Perform these instructions if the Pockels cell and polarizer were already prealigned by the factory and were not disturbed.
- 2. Hook up all the cables to modulator and accessories per the interconnection diagram supplied with the modulation system. If a system was not supplied, then attach the Pockels cell to driver or drive source to be used.
- 3. Insert the modulator into a suitable optical mount.
- 4. Rotate the modulator so the connectors are vertical. Critical adjustment will be done later.
- 5. Center the laser beam in the aperture of the modulator so the beam is exiting cleanly. Lower the laser power to less than 100mW.
- 6. Fix a white paper as a target about 1 meter down the optical path from the modulator. Place a pencil dot to show beam center on the paper.
- 7. Apply a piece of scotch invisible tape to the input end caps to diffuse the beam.
- 8. A bulls eye pattern will appear as shown in figure 3. This is the familiar "Maltese Cross" as observed in uniaxial birefringent crystals when illuminated in the optic axis (or Z axis) direction.
- 9. Using the pitch and yaw axis adjustments of the mount, align the cross pattern centered on the dot as show in figure 1.

..

.

.

- 10. Remove the diffusing tape and measure the optical transmission with a power meter.
- 11. Minimize the optical transmission by rotating the cell about the beam axis, trying not to disturb the modulators pitch or yaw adjustments.
- 12. Ensure that the cell is still aligned by repeating steps 7, 8 and 9.
- 13. The beam power should be very close to an optical minimum. Slight adjustments in pitch and yaw may further reduce the observed minimum. This will be best done by observing the minimum under dynamic conditions as observed on an oscilloscope using a high speed photo detector.
- 14. This completes this alignment procedure.

SECTION B: Pockels Cell and Polarizer Alignment Instructions

- 1. Perform these instructions if the Pockels cell and polarizer alingment was disturbed or needs to be realigned.
- 2. Remove the polarizer from the Pockels cell by loosening the set screw(s) that is attaching it to the cell.
- 3. Hook all the cables to the modulator and accessories per the interconnection diagram supplied with the modulation system. If a system was not supplied, then attach the Pockels cell to driver or driver source to be used.
- 4. Place the polarizer crossed to the input beam.
- 5. Insert the Pockels cell into a suitable optical mount before the polarizer.
- 6. Rotate the modulator so the connectors are vertical. Critical adjustment will be done later.
- 7. Center the laser beam in the aperture of the modulator Pockels cell so the beam is exiting cleanly. Lower the laser power to less than 100 mW.
- 8. Fix a white paper as target about 1 meter down the optical path from the modulator. Place a pencil dot to show beam center on the paper.
- 9. Apply a piece of scotch invisible tape to the input end caps to diffuse the beam.

- 10. A bulls eye pattern will appear as shown in figure 3e. This is the familiar "Maltese Cross" as observed in uniaxial birefringement crystals when illuminated in the optic axis (or Z axis direction).
- 11. Using the pitch and yaw axis on the mount align the cross pattern centered on the dot as shown in figure A1.
- 12. Apply a high voltage DC to the modulator by one of three ways:
 - 1. From the High Voltage DC power course output on the controller.
 - 2. By feeding a constant DC 5 volt level to the controller input to enable the HV driver to output on at DC.
 - 3. Use another external HV DC supply.
- 13. Measure the optical power through the modulator with a power meter.
- 14. Adjust the voltage going to cell so that a minimum transmission is obtained.
- 15. Maximize the transmission by adjusting the cell rotationally about the beam axis trying not to upset the modulators pitch or yaw adjustments.
- 16. Adjust the applied voltage to ensure that the transmission is at maximum.
- 17. Ensure that the cell is still aligned in pitch and yaw directions by repeating steps 7, 8 and 9 and setting the applied voltage to zero.
- 18. With the voltage off and the diffusion tape removed, the beam should be very close to an optical minimum. Slight adjustments in pitch and yaw may further reduce the observed minimum. This will be best done by observing the minimum under dynamic conditions as observed on an oscilloscope using a photo detector.
- 19. Measure the optical minimum.
- 20. Remove the polarizer from the optical mount and attach it to the modulator. Rotate the polarizer till the minimum in step 17 is attained.
- 21. Repeat step 16 to ensure the cell is aligned at a proper minimum.

22. This completes this alignment procedure.

SECTION C: The Pockels Cell/Modulator for Pulse Picker, Extra Cavity Applications.

These instructions are for Pockels cells or modulators as your particular case may be.


- 1. Hook up all the cables to modulator and accessories per the interconnection diagram supplied with the modulation system. If a system was not supplied, then attach the Pockels cell to driver or drive source to be used.
- 2. Insert the modulator into a suitable optical mount. A Vee block with pitch and yaw adjustments works best.
- 3. Rotate the modulator so the connectors are vertical. Critical adjustment will be done later.
- 4. Center the laser beam in the aperture of the modulator so the beam is exiting cleanly. Lower the laser power to less than 100 mW, (typically).
- 5. Fix a white paper as a target about 1 meter down the optical path from the modulator. Place a pencil dot to show beam center on the paper.
- 6. Apply a piece of scotch invisible tape to the input end caps to diffuse the beam.
- 7. A bulls eye pattern will appear as shown in figure 3. This is the familiar "Maltese Cross" as observed in uniaxial birefringent crystals when illuminated in the optic axis (or Z axis) direction.
- 8. Using the pitch and yaw axis adjustments of the mount, align the cross pattern centered on the dot as shown in figure 1.
- 9. Remove the diffusing tape and usually or by an optical power meter, fine tune modulator for the best optical minimum. Recheck steps 7, 8 and 9 to check if you are not significantly off the center of the cross.
- 10. If HV DC is available to be applied, then with the DC voltage (or HV pulse) applied observed the level on a power meter (or oscilloscope). If not then perform the observation with a HV pulse and oscilloscope.
- 11. Rotate the cell about the optical axis without changing the pitch or yaw axis. A Vee block with pitch yaw adjustments works best.

- 12. The total range of motion should not be more than +/-5 degrees. Lock the cell rotation when the optimum rotation position is determined. It may be necessary to check steps 7, 8 and 9 again in case the pitch or yaw moved.
- 13. This completes this alignment procedure.

SECTION D: Pockels cell Alignment For Intracavity Q-Switch Applications.

1.4. PITCH/YAW ALIGNMENT


For proper operation of the Pockels Cell, the cell has to be positioned so that its optic axis is aligned to the beam to within 10 seconds of arc. Moreover, the X and Y axis of the crystal must be set parallel and perpendicular to the plane of polarization of the laser. The X and Y crystallographic axis of the crystal is horizontal when the high voltage connectors are horizontal. Parallelism between the crystal optic axis and the input laser beam is also important. This is achieved by mounting the Q-switch in an optical mount with three degrees of freedom along the X, Y and Z.



A typical arrangement of components is shown in Fig. 1. The inclusion of the polarizer is required if the laser rod output is not strongly polarized. Its presence, however, does improve system performance by raising the threshold for spontaneous emission.


- Install the Pockels Cell so that the connector 1. is aligned either parallel or perpendicular to the polarization plane of the laser. Set up a HeNe alignment laser (Fig.2) so that it is
- 2. collinear with the pulsed laser beam.
- Place a gelatin polarizer P, (Polaroid sheet HN 32 or 3. similar) between the Pockels Cell and the Q-switch prism polarizer so that polarizer P, and prism polarizer have their polarization planes parallel to each other.
- Place another gelatin polarizer, P, crossed to this in 4. contact with the other face of the Q-switch.
- 5. Place a diffuser between the HeNe laser and input polarizer P, crossed to this in contact with the other face of the Q-switch.
- 6. Place a diffuser between the HeNe beam projected onto the white screen.

A pattern consisting of a central black cross surrounded by concentric rings will appear on the screen. The optic axis is perfectly aligned when the bright central HeNe spot falls on the point of symmetry of the pattern as shown in Fig.3. It may be helpful to remove the Q-switch prism polarizer during this alignment. Also, it may be necessary to move the diffuser and the screen back and forth to obtain the clearest image on the screen. Which will appear brighter if the laboratory lights are switched off.



TYPICAL ARRANGEMENT FOR SETTING TILT OF POCKEUS CELL

Fig. 2



Pig. 3

·

..

.

1.5 ROTATIONAL POCKELS CELL ALIGNMENT

The following procedure should be followed for further improvement of the rotational alignment of the Pockels Cell.

- 1. Rotate the polarizer P_2 through 90° so that its polarization plane is parallel to that of P_1 . The central pattern on the screen will now consist of four dark areas disposed about the center and at an angle of 45° to the vertical and horizontal (Fig. 4).
- 2. With the bias control set at a minimum, connect the Pockels Cell to the drive unit and switch on the unit. Gradually raise the bias voltage while observing the pattern projected on the screen.
- 3. Slowly rotate the Pockels Cell, which causes two of the dark areas in the projected pattern to move towards each other along the 45° axis (Fig. 4B). The Pockels Cell is correctly adjusted when they merge to form a diamond shape at the center.

If unattainable, set polarizer P_2 crossed to polarizer P_1 and repeats the procedure for Lateral Pockels Cell Alignment (para. 1.4).

Figure 5 is the pattern attained with the full voltage applied, resulting in maximum extinction.




Fig. 4

Fig.5

.

·

1.6 SWITCH NOTES:

1. On all pockels cells the damping method to hold the Pockels cell must be isolated from ground to withstand 10KV: metallic surfaces must not be in direct contact with the Pockels cell. If the pockels cell is to rest on a metallic surface. The plastic body and/or any fill screws must be installed from the base by .015" thick kapton sheet or equivalent.

1.7 WATER-COOLED CONNECTION

QS-Series Pockels Cells with a "W" suffix in its model number are water-cooled devices requiring a source of flowing water, at a rate of 1 - 2 liters per minute. This water should be de-ionized to prevent the build-up of scale, and, at the least, be filtered. Increase the water flow so that the water leaving he Pockels cell is close to room temperature with the Pockels cell operating at the desired power.

WARNING: COPPER TUBES MAY CARRY HV CHARGE UNDER PULSED HV OPERATION

The water should be de-ionized also, because under pulsed HV operation, the copper tubes may develop a HV charge. Faster risetime is observed if the copper tubes are not grounded, or not shorted by the use of non-de-ionized water. If it is necessary to ground the tubes, a pin socket on the curved end of the tubes may be used to connect to the ground lug on the driver rear case.

Connection to the Pockels cell is with 4" inside diameter flexible tubing and a hose clamp. Right angle 4" hose adapters are supplied to these brass connect to your flexible tubing. Please orient the direction of couplings before tightening them down as they "swage" down permanently on the copper tubing of the cell.

1.8 SINGLE CRYSTAL VERSIONS OF THE QS-6-2-HW

In these types of cells, the cells are provided as "matched" set. The single crystals within each cell are mounted close to the curved end of the water connectors on the cell. In so doing, the curved ends of the cells should face each other. As required, a quaterwave plate may be placed between the 2 cells. The + and - labels on the cells indicate that pairs, S/N ending in A and B, 2.

C and D should have the same wire connection to the driver. That is, the + of cells, A & B should go to the same driver outputs (either Out 1 or Out 2) for example and so on. If cell A and D need to operate with each other, then, it may be necessary to interchange the wires going to the +'s and -

. .

's and determine the correct phasing for this new set, (the + of one may have to connect to the - of the other one for proper operation). For optical alignment the pitch and yaw of each cell will have to be adjusted independently.

1.9 WARRANTY

Please do not attempt to take the Pockels cell apart. In case of any problem, contact our Engineering staff. The Pockels cell is guaranteed for a period of three months from the date of invoice and may be returned to our Service Department within the warranty period. Please obtain prior authorization and proper shipping instructions before returning any device. We reserve the right to either repair, replace of refund any failed device, at our option.

For KD*P, or AD*P Pockels either QS or QB Series:

Operation of the Pockels cell by applying DC voltage or a duty cycle resulting in greater than 3% average AC voltage across the cell may cause premature failure and voids the warranty.

Quantum Technology reserves the right to make changes on details of the design and/or construction of any device, either before or after delivery, so as to ensure the highest quality of that device.

f:\common\wp51\manuals\gswitche.man Rev. 3/22/02 2:15pm

. .

. .

·



108 Commerce Street, Lake Mary, FL 32746-6212 +407-333-9348 FAX: +407-333-9352 e-mail: staff@quantumtech.com WEB: quantumtech.com

POCKELS CELL TESTING


GENERAL

This manual contains general testing of Pockels cells produced by Quantum Technology. It is a useful guide for alignment within a system as well as, a QC aid for incoming inspection, and basic failure analysis.

APARATUS (recommended)

OPTICAL BENCH OR RAIL TWO POLARIZERS (see text) ONE TEST LASER - Preferred HeNe @ 633nm ~1mW CW ONE DETECTOR for use within wavelength of test laser ONE DISPLAY – for detector, either a meter or oscilloscope ONE ROLL OF TRANSLUCENT TAPE – like Scotch invisible tape ONE NEGATIVE LENS – Approximately -25mm GIMBALL MOUNT TO ADJUST POCKELS CELL while under test POCKELS CELL – to be tested POCKELS CELL'S TEST DATA SHEET – supplied with the Pockels cell WRITING MATERIAL WHITE PIECE OF CARDBOARD OR PAPER LASER POWER METER

When familiar with testing Pockels cells, more specialized testing may be setup for a particular application.



GENERAL SETUP FOR POCKELS CELL TESTING Figure 1

INPUT/OUTPUT POLARIZERS – for this test they can be sheet polarizers if the test laser is in the visible range between 633nm (HeNe) and ~ 532nm. A CW power level of between 0.5mw~1mW is recommended. For reference, all tests in this procedure used 633nm-wavelength laser.

GIMBAL MOUNT – for YAW and PITCH adjustment of the Pockels cell. Rotational motion is not necessary, if the terminal are carefully placed in the "up" position as shown in the above drawing.

DETECTOR and DETECTOR DISPLAY – these devices are to be capable of indicating the intensity level of the source laser without saturating. A photodetector and oscilloscope or a low-level power meter can be used for this purpose.

HIGH VOLTAGE POWER SUPPLY – the range of this supply is up to 9KV depending of the Pockels cell under test. *This voltage is dangerous can be lethal.* Experienced personnel should only perform these tests. In some cases the Pockels cell driver can be used as the high voltage source, see the instruction manual for the particular unit used.

.

POCKELS CELL UNDER TEST – The Pockels cell under test can be one of the three basic models produced by Quantum Technology. The QC-series is KD*P, the QS-series is BBO, and the LN-series is lithium niobate. See table below for *approximate* <u>halfwave</u> voltages for 633nm. Consult the Pockels cell data sheet for the test voltage used for the particular cell.

QC- series (KD*P)	QS- series (BBO)	LN – series (Lithium Niobate)
~ 4 KV	~ 8.1 KV	~ 1.4 KV
Aperture: 6mm	Aperture: 6mm	Aperture: 6mm
	AGE COMPARISON	

NOTES:

- 1) The larger the Pockels cell aperture the greater the voltage
- 2) Dual crystal Pockels cells for QC and QS series require half the voltage shown in the above table.

TESTING THE POCKELS CELL @ 633nm-OUTSIDE OF A LASER SYSTEM

These tests are usually performed for either a) inspection of a new or repaired Pockels cell, or b) determination of the proper operation of a Pockels cell. If the Pockels cell is in a laser system, please refer to that portion of the manual for proper setup.

Remove any protective end caps from the cell, and carefully visually inspect that the cell is clean and clear by looking through it. Double check the serial number against the data sheet provided to aid in setup the testing parameters.

Use two suitable polarizers, which are crossed polarized to each other. Let P1 be in the same polarization as the input laser beam. Use vertical polarization for the input laser beam. P1 can be eliminated if the test laser has a polarization ratio greater than 100:1.

Set up the optical system as shown in figure 1.

Make sure the high voltage power supply is OFF and discharged <u>before</u> connection to the Pockels cell.


This manual references a HeNe laser at 1 mW for these tests, and recommends this method. The detector and display must be able to clearly show the minimum and maximum changes in laser beam intensity. A photodiode (biased) and an oscilloscope works very well. A low light power meter for 633nm is acceptable also.

ı

· · · · · · .

Align the optical system such that the laser beam goes through the center of the Pockels cell (bore sighted) and falls directly on the active portion of the detector. with P2 removed. Note – be assured that P2, if not a sheet polarizing filter, does not displace the beam appreciably on the detector. If it does, compensate for the deviation when necessary. When P2 is replaced, (make sure it is crossed to the input polarization), observe the detector display.

Place a piece of translucent material such as "invisible" Scotch tape or lens tissue before P1. It is also recommended that a negative lens be placed also before P1 (with the tape) to expand the beam for easy observation. Place a white cardboard or paper sheet (paper target) in from of the detector for visual observation of the pattern referred to as the "Maltese cross".






The paper target should show a projection as sketched here. The concentric circles should be as "round" as possible. The intersection of the cross must also be coincident with the laser beam that was bore sighted initially.

Ideal displayed cross

At this point the high voltage will be brought up to a value as shown in the data sheet sent with the Pockels cell. Increase the voltage slowly, and never exceed by 20% the value shown on the data sheet. While observing the paper target, increase the voltage until the cross opens, as shown in sketch.

This represents the pattern on the target paper at the halfwave voltage. The center opening should be clear.



Ideal sketch of Pockels cell pattern

Record the halfwave voltage at this point, but do not exceed ~ 15% of the data sheet voltage.

To obtain a better value for the halfwave voltage is to rotate P2 by 90-degrees, so that it in the same polarization plane as P1. At the halfwave voltage, a negative or inverse Maltese cross will be displayed. Remove the paper target and obtain a peak or maximum value on the display from the detector pickup. It should be less than 10% of that voltage value as recorded on the data sheet. Disconnect the Pockels cell from the High Voltage power supply, *after* the supply has been shutdown and discharged.



The inverted or negative image with P1 and P2 aligned to the polarization of the test laser. Compare to previous cross.

Ideal displayed negative or inverted cross

TRANSMISSION LOSS

It is recommended that this test be performed at the wavelength at which the Pockels cell is to be used, since other wavelengths will produce errors because of the AR coating lose. Use a power level between 1mW and 10mW.


In this test, a laser power meter is required. Set the power to the proper conditions.

With the cell removed, measure the laser output power.

Without any polarizers, P1 and P2, and with the cell disconnected from the High Voltage Power Supply measure the output and record the power level from the display with the beam going through the center of the Pockels cell. Be careful to align the cell to the beam, so that it is bore sighted through the center of the cell. Measure the power, and calculate the loss. It should be 4~5% less.

NOTE: The previous test - TESTING THE POCKELS CELL @ 633nm– OUTSIDE OF A LASER SYSTEM – can be run at the actual wavelength, but keep the power low in CW mode. Sometimes this is not practical.

SETUP OF A POCKELS CELL OPRATING A QUARTERWAVE VOLTAGE UTILIZING A QUARTERWAVE PLATE IN A LASER CAVITY



Basic generic setup of a laser cavity

(For reference – there are many other configurations depending on application) Where:

- 1 Rear Mirror (Usually 1005 @ λ
- 2 Quarterwave plate
- 3 Pockels cell
- 4 Polarizer (if necessary)

- 5 Laser Head
- 6 Shutter/Spatial filter
- 7 Front mirror/output coupler

In this configuration the Pockels cell (See: **Basic generic setup of a laser cavity - sketch**) is operated in the quarterwave voltage (~ ½ of the halfwave voltage), and with no voltage applied to the cell until Q-switching is required. The Pockels cell used should have all ready been accepted as a working unit.

To setup the Pockels cell in an actual cavity, use a HeNe laser carefully aligned to the laser rod with all optical elements in place. Sometimes, it is easier to add one element at a time and adjust accordingly as other pieces are secured to the optical rail. Make certain that the laser system is OFF!

Defuse the HeNe laser (tape) and place target paper at the front mirror towards the laser head. Remove the shutter and spatial filter. Be assured that the "Maltese cross" is centered on the bore sighted He-Ne. With all elements replaced, the laser is ready for testing.

In simple terms, to obtain a GIANT pulse (Q-switched laser) two factors must be adjusted. The voltage on the Pockels cell which controls the polarization rotation, and the delay of the Q-switch trigger. The delay sets up the point at which the Pockels cell receives a signal allow to rotate the polarized light of the laser to create the GIANT pulse.

With the flash lamp ON, the population inversion takes place in the laser medium. However, the rear mirror is block because of the quarterwave plate. Since no voltage is across the Pockels cell the polarized light goes through the cell unaltered. The light gets rotated by the quarterwave plate, reflects off the rear mirror, returns again through the quarterwave plate, being rotated an again. When it reaches the polarizer it is orthogonal (90-degrees) or crossed to it, and the polarized light does not pass. Therefore, no lasing action. When a high voltage is applied to the Pockels cell at the quarterwave voltage, the light, which was unaltered before, now rotated by a quarterwave. Then passing through the quarterwave plate, it is rotated a complete halfwave, and is reflect back by the rear mirror. Entering the quarterwave plate and Pockels cell it is rotated again by halfwave. Now it passes through the polarizer, and lasing begins. Since the cavity was blocked, the lasing medium has built up greatly, and the sudden discharge of photons produce the GIANT pulse.

PAD C: APPICATIONS-POCKELS CELL TESTING

QUANTUM TECHNOLOGY, INC. TEST DATA SHEET Q-SWITCH

CUSTOMER : UNIV. OF CA., SAN DIEGO MODEL : QS-3-2H SERIAL NO : Q02-159 W/O NO : Q02-159

CRYSTAL PARAMETERS : BBO MATERIAL APERTURE (mm.) : 3 : **T**T TERMINALS HOUSING : BLACK DELRIN CUSTOMER DRAWING NO. : NA.

OPTICAL QUALITY CONTROL TRANSMISSION AT 1064nm. : NA. CONTRAST RATIO : >1000:1 HALF-WAVE VOLTAGE @ 632.8 nm. (KV.) : 2.0

PHYSICAL PARAMETERS INDEX MATCHING FLUID: N2

AR COATING (nm.) : WINDOWS 633-1064 INPUT 633-1064 OUTPUT : CRYSTAL 800 INPUT 800 OUTPUT

COMMENTS:

TESTED BY:

______DATE: 8/7/2002

QUANTUM TECHNOLOGY, INC.

108 COMMERCE ST., SUITE 101, LAKE MARY, FLORIDA 32746

TELEPHONE: (407) 333-9348 FAX: (407) 333-9352 E-MAIL:STAFF@QUANTUMTECH.COM

CERTIFICATE OF COMPLIANCE

CUSTOMER NAME: University of California, San Diego

PURCHASE ORDER NUMBER :_10211621

MATERIAL DESCRIPTION :_ Pockels cell, Mount, Driver & Pulser___

<u>MODEL NUMBER : _ QS-3-2H, MTP-1000, HVP-5I-DIFF & HVP-525D-</u> <u>R-50K</u>_____

SERIAL NUMBER : __Q02-159, E02-159E, E02-159 & E02-159D ___

ITEM QUANTITY : _1 of ea.

COMMENTS:

Also shipping cables:MHV-PT-RG62-18"(qty.2), 5PIN DIN_5 DIN-3 COND-6'(qty.1), SHV-SHV-RG59-6'(qty.1), BNCM-BNCM-RG188-6'(2), AC Cord & Instruction Manual

QUANTUM TECHNOLOGY INC., HEREBY CERTIFIES THAT THE PRODUCT OR DEVICES LISTED HAVE BEEN INSPECTED TO, AND ARE IN CONFORMANCE WITH CUSTOMER'S SPECIFICATIONS AS DEFINED IN THE PURCHASE ORDER AND RELATED DOCUMENTATION. ALL APPROPRIATE DATA SHEETS AND RELATED DOCUMENTATION ARE ENCLOSED. REFER TO THE PRODUCT DATA INSERT FOR SPECIFIC WARRANTY TERMS AND CONDITIONS. ALL RETURNS REQUIRE PRIOR APPROVAL AND ISSUANCE OF A RETURN AUTHORIZATION BY QUANTUM.

Mr. Sanjay Adhav

QUALITY ASSURANCE INSPECTOR

DATE: <u>August 26, 2002</u>

F:\common\wp51\document\qtcert.com